altera
How can I debug Schematic File separately from my project file in Quartus?
I have a Quartus II project configured to be used with Cyclone II. And I have a design I'm trying to debug using simulation facilities. It would be perfect if I could insert output pin after every symbol block in my design to see where I'm messing up, but if I do so, Quartus complains that it cannot fit the design on the device. How can I overcome this? Is there a way to create some-kind-of-generic-project, not tied to a device, so I could test the logic?
You getting this error, when you're trying to perform full Compilation process (design compilation, timing analysis etc.). But it's not required if you simply want to simulate how your logic is going to work. Solution: Open Tasks Window (View > Utility Windows > Tasks). In the Existing Flow list, you can see default flows: Compilation, Gate Level Simulation, RTL Simulation, Full Design). Select RTL Simulation. This flow consists of only two tasks: Analysis & Elaboration and simulation. When you perform only this two tasks, Quartus is not checking (fitter is not being used) if your logic will fit into the device.
Related Links
Altera Monitor programm unable to acces jarfile
How can I debug Schematic File separately from my project file in Quartus?
Altera Cyclone V baremetal app fail
How to calculate lut mask for Arria10 LUT for arithmetic mode
How to compile drivers on 3.0.32-yocto-standard
How to use new component created in Qsys to vectorize/group together many signals
How to increase the address in ROM-1Port
C to Fpga error with LCD under Altera DE2-70 board
File Operation issue while porting to Altera NIOS II
How to find system library properties in Nios 2 IDE v12?